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Introduction
Lightweight (LW) Manycores – Overview
Hundreds of Lightweight Cores
Target MMID computing workloads
Expose massive thread-level parallelism
Feature low-power consumption
Distributed Memory Architecture
Grants scalability
Delivers predictability
On-Chip Heterogeneity
Enables adaptability to diverse workloads
Uncovers high-energy efficiency
Rich On-Chip Interconnects
Offer quality of service
Allow asynchronous communications
DRAM
Devices
Compute Cluster
corecore
core core
SRAM
NoC
I/O Cluster
corecore
SRAM
NoC
core
NoCDMA
DMA
Figure: Overview of a manycore.
It is a distributed architecture in a chip!
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Introduction
Lightweight (LW) Manycores – Challenges
Used in embedded computing and HPC
What about multi-application support?
High Density Circuit Integration
Heat dissipation
Dark silicon
Distributed Memory Architecture
Data tiling (small local memories)
Message passing
On-Chip Heterogeneity
Thread scheduling and placement
Rich On-Chip Interconnects
Network congestion
Security checking
DRAM
Devices
Compute Cluster
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core core
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NoCDMA
DMA
Figure: Overview of a manycore.
Performance vs Programmability vs Portability
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Introduction
Lightweight (LW) Manycores – Operating System Support
OSes enhance programmability and portability
Expose rich abstractions and APIs
Multiplex resources and ensure policies
How about commodity operating systems?
Ex: Linux, FreeBSD, Windows...
Pros: instantaneous support for tons of software
Symmetric design leads to cache interference (Wentzlaff and Agarwal 2009)
Poor fine-grain lock scalability (Amdahl’s Law)
Increasingly diverse hardware (Barbalace et al. 2015)
How about distributed operating systems?
Ex: microkernels and multikernels
Pros: modularity and scalability
Miss support for rich on-chip interconnects (Dinechin et al. 2013)
Do not cope with small local memories (Olofsson, Nordstrom, and Ul-Abdin 2014)
Existing OSes do not address lightweight manycores!
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Introduction
Goal and Contributions
Long-Term Goal: Propose an OS for LW Manycores
Deliver portability across multiple platforms
Expose a POSIX-compliant interface
Provide flexible view of the platform
Embrace a multikernel OS structure
Rely on asymmetric microkernels as building blocks Performance Portability
Programmability
Goal of This Work: Assess an Asymmetric Microkernel Design for LW Manycores
Microkernel Structure: improves flexibility and portability
Asymmetric Design: delivers scalability
Scientific Contribution: Insights on Kernel Construction for LW Manycores
Quantitative results on performance and isolation of the assessed design
Discussion on co-design aspects between the OS kernel and the hardware
Technical Contribution: Nanvix Microkernel
Open source asymmetric microkernel for LW manycores
Supports multiple baremetal platforms (MPPA-256, RISC-V, OpenRISC)
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The Nanvix Operating System
Overview – The Nanvix Project
Re-Engineered Version of Nanvix to LW Manycores
Home-grown OS
4 Professors (Brazil and France)
1 PhD, 2 MSc and 2 BSc Students
9 past contributors
UGA, PUC Minas, UFSC and Grenoble INP
Project Guidelines
Be Open: invite others to collaborate
Be Permissive: enable free adaptability
Design Principles
Be Portable: run on multiple architectures
Be Scalable: embrace distributed configuration
Be Flexible: expose multiple APIs
Figure: Bingo, our mascot.
https://github.com/nanvix
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The Nanvix Operating System
System Structure
Architectural Model
Cores are grouped into clusters
Each cluster has its own physical address space
Intra-Cluster communication: shared memory
Inter-Cluster communication: NoC
Multikernel with Three-Layers
Kernels
One instance on each cluster
Provide minimum abstractions
Ensure policies and security
System Servers
Run on top of kernels at user-level
Provide traditional abstractions
Collaboratively implement subsystems
Runtime Libraries
Run alongside with user-applications
Interface with system servers
Expose standard APIs (i.e. POSIX)
Idle Core
Kernel Core
Service Core
Application A
Application B
Figure: The multikernel OS structure.
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The Nanvix Operating System
Microkernel Overview
Microkernel Design
Asymmetric: runs on a dedicated core of a cluster
Small: provides only essential abstractions (about 5k LoC)
Portable: supports MPPA-256, RISC-V and OpenRISC based manycores
Thread Management System
Non-interruptible kernel threads
Sleep/wakeup primitives
Exception handling forwarding
Thread checkpointing
Memory Management System
Single address space
Two-level paging scheme
IPC Facility
Inter-cluster synchronization
Inter-cluster communication
Hardware Abastraction Layer
Kernel Call Interface
Thread
System
Memory
System
Device
System
IPC
Facility
OpTiMSoC
OpenRISC
MPPA-256
Bostan
HERO
RISC-V
Figure: An overview of the Nanvix kernel.
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The Nanvix Operating System
Experimental Results – Microkernel
Microbenchmark Experiments
Assess asymmetric design
L-Kcall: performance of local kernel calls
R-Kcall: performance of remote kernel calls
Synthetic Benchmark Experiments
Evaluate performance on representative use cases
Fork-Join: scalability for fork-join programming model
KNoise: kernel interference on application execution
Experimental Platform
Compute Cluster of MPPA-256 Bostan (16 cores, nocc 2 MB memory)
Kalray Accesscore 2.8.1 (Hypervisor 1.0, GCC 4.9.4 & Binutils 2.11.0)
Evaluation Methodology
Full factorial design for each experiment (70 configurations in total)
30 replicas for each experimental configuration (< 1% of c.o.v)
Nanvix Microkernel 0a0088b build with -03 flags (128 kb memory footprint)
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The Nanvix Operating System
Microkernel – L-KCall Benchmark Results
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Figure: Breakthrough of local kernel calls in Nanvix.
About 164 cycles are required for mode switch (i.e.: user to kernel)
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Figure: Breakthrough of local kernel calls in Nanvix.
Low kernel interference
Complex execution flow does not mess up branch unit
D-Cache is not badly impacted (low capacity misses)
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Microkernel – L-KCall Benchmark Results
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Figure: Breakthrough of local kernel calls in Nanvix.
I-Cache and I-Fetch units are badly performing
Working size set is small enough (less than 8 kB)
I-Cache stalls account for 52% of time
Register file stalls account for 73% of time (bad code generation)
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The Nanvix Operating System
Microkernel – R-KCall Benchmark Results
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Figure: Breakthrough of remote kernel calls in Nanvix.
Overheads in inter-core synchronization do matter
D-Cache stalls account for 38% of time
Hardware cache coherency is not supported
Hardware misses elective cache line invalidation
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The Nanvix Operating System
Microkernel – KNoise Benchmark Results
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Figure: Kernel noise scalability in Nanvix.
Linear scalability for user applications
Constant overhead of 0.5% per thread (bad-case scenario)
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The Nanvix Operating System
Microkernel – Fork-Join Benchmark Results
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Figure: Fork-Join scalability in Nanvix.
Linear scalability for fork-join
Performance gap of 1.5× due to asynchronous resource release
Thread recycling is not implemented yet
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Conclusions on Our Research
Motivation, Goal and Contribution
Motivation: Existing OSes Do Not Address LW manycores
Distributed architecture with small local memories
On-chip heterogeneity
Rich on-chip interconnect
Log-Term Goal: Propose an OS for LW Manycores
Deliver portability across multiple platforms
Provide a POSIX interface and a flexible view of the platform
Embrace a multikernel OS structure
Rely on asymmetric microkernels as building blocks
Goal of This Work: Assess an Asymmetric Microkernel Design for LW Manycores
Scientific Contribution: Insights on Kernel Construction for LW Manycores
Asymmetric microkernel design delivers performance isolation and scalability
I-Cache and I-Fetch units are a hotspot for improvement
D-Cache coherence or selective cache invalidation may push performance further
Technical Contribution: Nanvix Microkernel
Asymmetric microkernel for LW manycores (MPPA-256, RISC-V, OpenRISC)
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Thank You!
On the Performance and Isolation of Asymmetric
Microkernel Design for Lightweight Manycores
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Figure: A detailed view of the Nanvix kernel.
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